ARM Cortex-X1

Microprocessor core model by ARM
  • ARMv8.1-A, ARMv8.2-A, cryptography, RAS, ARMv8.3-A LDAPR instructions, ARMv8.4-A dot product
Physical specificationsCores
  • 1–4 per cluster
Products, models, variantsProduct code name(s)
  • Hera
Variant(s)
  • ARM Cortex-A78, ARM Neoverse V1
HistorySuccessor(s)ARM Cortex-X2

The ARM Cortex-X1 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre as part of ARM's Cortex-X Custom (CXC) program.[1][2]

Design

The Cortex-X1 design is based on the ARM Cortex-A78, but redesigned for purely performance instead of a balance of performance, power, and area (PPA).[1]

The Cortex-X1 is a 5-wide decode out-of-order superscalar design with a 3K macro-OP (MOPs) cache. It can fetch 5 instructions and 8 MOPs per cycle, and rename and dispatch 8 MOPs, and 16 μOPs per cycle. The out-of-order window size has been increased to 224 entries. The backend has 15 execution ports with a pipeline depth of 13 stages and the execution latencies consists of 10 stages. It also features 4x128b SIMD units.[3][4][5][6]

ARM claims the Cortex-X1 offers 30% faster integer and 100% faster machine learning performance than the ARM Cortex-A77.[3][4][5][6]

The Cortex-X1 supports ARM's DynamIQ technology, expected to be used as high-performance cores when used in combination with the ARM Cortex-A78 mid and ARM Cortex-A55 little cores.[1][2]

Architecture changes in comparison with ARM Cortex-A78

  • Around 20% performance improvement (+30% from A77)[7]
    • 30% faster integer
    • 100% faster machine learning performance
  • Out-of-order window size has been increased to 224 entries (from 160 entries)
  • Up to 4x128b SIMD units (from 2x128b)
  • 15% more silicon area
  • 5-way decode (from 4-way)
  • 8 MOPs/cycle decoded cache bandwidth (from 6 MOPs/cycle)
  • 64 KB L1D + 64 KB L1I (from 32/64 KB L1)
  • Up to 1 MB/core L2 cache (from 512 KB/core max)
  • Up to 8 MB L3 cache (from 4 MB max)

Licensing

The Cortex-X1 is available as SIP core to partners of their Cortex-X Custom (CXC) program, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).[1][2]

Usage

See also

References

  1. ^ a b c d "Introducing the Arm Cortex-X Custom program". community.arm.com. Retrieved 2020-06-18.
  2. ^ a b c Ltd, Arm. "Cortex-X Custom CPU program". Arm | The Architecture for the Digital World. Retrieved 2020-06-18.
  3. ^ a b Frumusanu, Andrei. "Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence". www.anandtech.com. Retrieved 2020-06-18.
  4. ^ a b "Arm Cortex-X1: The First From The Cortex-X Custom Program". WikiChip Fuse. 2020-05-26. Retrieved 2020-06-18.
  5. ^ a b McGregor, Jim. "Arm Unleashes CPU Performance With Cortex-X1". Forbes. Retrieved 2020-06-18.
  6. ^ a b "Arm Cortex-X1 and Cortex-A78 CPUs: Big cores with big differences". Android Authority. 2020-05-26. Retrieved 2020-06-18.
  7. ^ "Cortex-X1 – Microarchitectures – ARM – WikiChip". en.wikichip.org. Retrieved 2021-02-13.
  8. ^ "Exynos 2100 5G Mobile Processor: Specs, Features | Samsung". Samsung Semiconductor. Retrieved 2021-01-13.
  9. ^ "Qualcomm Snapdragon 888 5G Mobile Platform | Latest 5G Snapdragon Processor | Qualcomm". www.qualcomm.com. Retrieved 2021-01-13.
  10. ^ Amadeo, Ron (2021-10-19). "The "Google Silicon" team gives us a tour of the Pixel 6's Tensor SoC". Ars Technica.
  • v
  • t
  • e
Application ARM-based chips
Application
processors
(32-bit)
ARMv7-A
Cortex-A5
Cortex-A7
Cortex-A8
Cortex-A9
Cortex-A15
Cortex-A17
Others
ARMv7-A
compatible
ARMv8-A
Others
Application
processors
(64-bit)
ARMv8-A
Cortex-A35
Cortex-A53
Cortex-A57
Cortex-A72
Cortex-A73
  • Qualcomm Snapdragon 460, 636, 660, 632, 662, 665, 680, 685, 835
  • Samsung Exynos 7872, 7884, 7885, 7904, 9609, 9610, 9611
  • HiSilicon Kirin 710, 960, 970
  • MediaTek MT6771/V, MT6799, MT8183, MT8788
  • Amlogic S922X
Others
ARMv8-A
compatible
ARMv8.1-A
ARMv8.1-A
compatible
ARMv8.2-A
Cortex-A55
Cortex-A75
Cortex-A76
Cortex-A77
Cortex-A78
Cortex-X1
Neoverse N1
Others
  • Cortex-A65, Cortex-A65AE, Cortex-A76AE, Cortex-A78C, Cortex-X1C, Neoverse E1
ARMv8.2-A
compatible
ARMv8.3-A
ARMv8.3-A
compatible
ARMv8.4-A
Neoverse V1
ARMv8.4-A
compatible
ARMv8.5-A
ARMv8.5-A
compatible
ARMv8.6-A
ARMv8.6-A
compatible
ARMv9.0-A
Cortex-A510
Cortex-A710
Cortex-A715
Cortex-X2
Cortex-X3
Neoverse N2
Neoverse V2
ARMv9.2-A
Cortex-A520
  • Qualcomm Snapdragon 7+ Gen 3, Snapdragon 8(s) Gen 3
  • Samsung Exynos 2400
Cortex-A720
Cortex-X4
Neoverse N3
-
Neoverse V3
-
Stub icon

This computer-engineering-related article is a stub. You can help Wikipedia by expanding it.

  • v
  • t
  • e