Process–architecture–optimization model

You can help expand this article with text translated from the corresponding article in Chinese. Click [show] for important translation instructions.
  • Machine translation, like DeepL or Google Translate, is a useful starting point for translations, but translators must revise errors as necessary and confirm that the translation is accurate, rather than simply copy-pasting machine-translated text into the English Wikipedia.
  • Do not translate text that appears unreliable or low-quality. If possible, verify the text with references provided in the foreign-language article.
  • You must provide copyright attribution in the edit summary accompanying your translation by providing an interlanguage link to the source of your translation. A model attribution edit summary is Content in this edit is translated from the existing Chinese Wikipedia article at [[:zh:制程-架构-优化模型]]; see its history for attribution.
  • You may also add the template {{Translated|zh|制程-架构-优化模型}} to the talk page.
  • For more guidance, see Wikipedia:Translation.
CPU development model by Intel

Process–architecture–optimization is a development model for central processing units (CPUs) that Intel adopted in 2016. Under this three-phase (three-year) model, every microprocessor die shrink is followed by a microarchitecture change and then by one or more optimizations. It replaced the two-phase (two-year) tick–tock model that Intel adopted in 2006. The tick–tock model was no longer economically sustainable, according to Intel, because production of ever smaller dies becomes ever more costly.[1][2][3][4][5]

Roadmap

Wave[6] Process
(die shrink)
Architecture Optimizations Optional
backport[7][8]
1:
14 nm
2014:
Broadwell
(5th gen)
2015:
Skylake
(6th gen)
2016:
Kaby Lake
(7th gen)
2017:
Coffee Lake
(8th gen)
2018:
Coffee Lake Refresh
(9th gen)
2019:
Comet Lake
(10th gen)
2021:
Rocket Lake
(11th gen, Cypress Cove)
References:[1][3][6][9]
2:
10 nm
(Intel 7)
2018:[note 1]
Cannon Lake
(8th gen, Palm Cove)
2019:
Ice Lake
(10th gen, Sunny Cove)
2020:
Tiger Lake
(11th gen, Willow Cove)
2021:
Alder Lake
(12th gen, Golden Cove)
2022:
Raptor Lake
(13th gen)
2023:
Raptor Lake
(14th gen)
References:[1][10][9][11][12]
3:
Intel 4
2023:
Meteor Lake
(14th gen)
References:[13]
3:
Intel 20A
and
Intel 18A
2024:
Arrow Lake
(15th gen)
2025:
Lunar Lake
(16th gen)
References [14]

See also

Notes

  1. ^ Cannon Lake: only 1 CPU released, microarchitecture dumped 1.5 year later.

References

  1. ^ a b c Tick Tock On The Rocks: Intel Delays 10nm, Adds 3rd Gen 14nm Core Product "Kaby Lake". AnandTech. 16 July 2015.
  2. ^ Cutress, Ian. "Intel's 'Tick-Tock' Seemingly Dead, Becomes 'Process-Architecture-Optimization'".
  3. ^ a b eTeknix.com (23 March 2016). "Intel Ditches 'Tick-Tock' for 'Process-Architecture-Optimization' - eTeknix".
  4. ^ "Intel Tick-Tock Processor Model Replaced With Process-Architecture-Optimization - Legit Reviews". 23 March 2016.
  5. ^ "Intel 7th Gen Core: Process Architecture Optimization". 30 August 2016.
  6. ^ a b Intel Launches 7th Generation Kaby Lake: 15W/28W with Iris, 35-91W Desktop and Mobile Xeon - 03 January 2017.
  7. ^ Cutress, Dr Ian. "Intel's Manufacturing Roadmap from 2019 to 2029: Back Porting, 7nm, 5nm, 3nm, 2nm, and 1.4 nm". www.anandtech.com. Retrieved 2021-03-15.
  8. ^ December 2019, Arne Verheyde 11 (11 December 2019). "Intel Process Roadmap Shows 1.4nm in 2029, Two-Year Cadence (Updated)". Tom's Hardware. Retrieved 2021-03-15.{{cite web}}: CS1 maint: numeric names: authors list (link)
  9. ^ a b Intel’s Path to 10nm: 2010 to 2019 - 25 January 2019
  10. ^ Intel's 10nm Cannon Lake and Core i3-8121U Deep Dive Review - 25 January 2019.
  11. ^ Intel Raptor Lake's rumoured 24 cores could crush multi-threaded applications - 11 June 2021.
  12. ^ Cutress, Ian (26 July 2021). "Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A". www.anandtech.com.
  13. ^ Meteor Lake, Intel's first 7nm CPU, to tape in before July this year and release in 2023 - 23 March 2021.
  14. ^ "Intel Client & Server CPU Roadmap Updates: Meteor Lake In 2023, 20A & 18A Powered Xeons & Core Chips Beyond 2024". Wccftech. 17 February 2022. Retrieved 2022-02-17.
  • v
  • t
  • e
Subsidiaries
Joint venture
4Group Holdings (50% owned by Technicolor SA)
Products
  • v
  • t
  • e
Lists
Microarchitectures
IA-32 (32-bit)
x86-64 (64-bit)
x86 ULV
Current products
x86-64 (64-bit)
Discontinued
BCD oriented (4-bit)
pre-x86 (8-bit)
Early x86 (16-bit)
x87 (external FPUs)
8/16-bit databus
8087 (1980)
16-bit databus
80C187
80287
80387SX
32-bit databus
80387DX
80487
IA-32 (32-bit)
x86-64 (64-bit)
Other
Related
Litigation
People
Founders
CEOs
Related
  • v
  • t
  • e
Intel CPU core roadmaps from P6 to Lunar Lake
Atom (ULV) Feature size Pentium/Core
Microarch. Step Microarch. Step
600 nm P6 Pentium Pro
(133 MHz)
500 nm Pentium Pro
(150 MHz)
350 nm Pentium Pro
(166–200 MHz)
Klamath
250 nm Deschutes
Katmai NetBurst
180 nm Coppermine Willamette
130 nm Tualatin Northwood
Pentium M Banias NetBurst(HT) NetBurst(×2)
90 nm Dothan Prescott Prescott‑2M Smithfield
Tejas Cedarmill (Tejas)
65 nm Yonah Nehalem (NetBurst) Cedar Mill Presler
Core Merom 4 cores on mainstream desktop, DDR3 introduced
Bonnell Bonnell 45 nm Penryn
Nehalem Nehalem HT reintroduced, integrated MC, PCH
L3-cache introduced, 256KB L2-cache/core
Saltwell 32 nm Westmere Introduced GPU on same package and AES-NI
Sandy Bridge Sandy Bridge On-die ring bus, no more non-UEFI motherboards
Silvermont Silvermont 22 nm Ivy Bridge
Haswell Haswell Fully integrated voltage regulator
Airmont 14 nm Broadwell
Skylake Skylake DDR4 introduced on mainstream desktop
Goldmont Goldmont Kaby Lake
Coffee Lake 6 cores on mainstream desktop
Amber Lake Mobile-only
Goldmont Plus Goldmont Plus Whiskey Lake Mobile-only
Coffee Lake Refresh 8 cores on mainstream desktop
Comet Lake 10 cores on mainstream desktop
Sunny Cove Cypress Cove (Rocket Lake) Backported Sunny Cove microarchitecture for 14nm
Tremont Tremont 10 nm Skylake Palm Cove (Cannon Lake) Mobile-only
Sunny Cove Sunny Cove (Ice Lake) 512 KB L2-cache/core
Willow Cove (Tiger Lake) Xe graphics engine
Gracemont Gracemont Intel 7 Golden Cove Golden Cove (Alder Lake) Hybrid, DDR5, PCIe 5.0
Raptor Cove (Raptor Lake)
Crestmont Crestmont Intel 4 Redwood Cove Meteor Lake Mobile-only
NPU, chiplet architecture
Skymont Skymont Intel 20A Lion Cove Arrow Lake
TBA TBA Intel 18A
or 20A
TBA Lunar Lake
  • Strike-through indicates cancelled processors
  • Bold names are microarchitectures
  • Italic names are future processors


Stub icon

This computer hardware article is a stub. You can help Wikipedia by expanding it.

  • v
  • t
  • e