Verilog loading ...